


IEEE Standard for Floating-Point Numbers


The standard for representing floating-point numbers in 32-bits has been developed and specified in detail by the Institute of Electrical and Electronics Engineers (IEEE). The 32-bit representation is given below.

- * The sign of the number is given in the first bit, followed by a representation for the exponent (to the base 2) of the scale factor.
- * Instead of the signed exponent E , the value actually stored in the exponent field is an unsigned integer $E' = E + 127$.



$$\text{Value represented} = \pm 1.M \times 2^{E' - 127}$$

(Single Precision)



Sign' $\text{Value represented} = 1.001010\dots 0 \times 2^{-87}$

Actual $E = E' - 127 = 40 - 127 = -87$

(Example of a single-precision number.)

Student Name
Roll No. Branch/Sec
Cl.

* This is called the excess-127 format.

Thus E' is in the range $0 \leq E' \leq 255$.

* The end values of this range, 0 and 255 are used to represent special values. When $E' = 0$ and the mantissa fraction M is zero, the value exact 0 is represented.

When $E' = 255$ and $M = 0$ the value ∞ is represented. ~~where ∞ is the result~~ The sign bit is still part of these representations, so there are $\neq 0$ and $\neq \infty$ representations.

* Therefore, the range of E' for normal values is $1 \leq E' \leq 254$. This means that actual exponent, E is in the range $-126 \leq E \leq 127$.


* The last 23 bits represent the mantissa. Since binary normalization is used, the most significant bit of the mantissa is always equal to 1. This bit is not explicitly represented, it is assumed to be the immediate left of the binary point. Hence, the 23 bits stored in the M field actually represent the fractional part of the mantissa, i.e., the bits to right of the binary point.

Booth Multiplication Algm of Signed-2's complement numbers.

- * Aimed to improve the speed of multiplication of fixed point signed numbers.
- * It doesn't require any correction to the final result irrespective of sign bit of the operands.

Description

- * Multiplier and multiplicand are placed in QR & BR registers respectively.
- * Q_n designates the least significant bit of the multiplier in register QR. ~~AA extra~~
- * An extra flip-flop Q_{n+1} is appended to QR to facilitate a double bit inspection of the multiplier.
- * AC and the appended bit Q_{n+1} are initially cleared to 0 and the sequence counter SC is set to a number n equal to the number of bits in the multiplier.
- * The flow-chart is given below.



$$(-9) \times (-13) = +117$$

Example

$$BR \leftarrow 1011$$

$$\overline{BR} + 1 \leftarrow 01001 \text{ (sub BR)}$$



$$QR \leftarrow (-13) = 10011$$

$$9 = 01001$$

$$-9 = 10110$$

$$BR \leftarrow 1011$$

operation	AC	QR	Q _n	Q _{n+1}	se (decimal)
initial	00000	10011		0	5
Q _n Q _{n+1} = 10 Sub BR	01001				
	01001				
ashr	00100	11001			4
Q _n Q _{n+1} = 11 ashr	00010	01100			3
Q _n Q _{n+1} = 01 Add BR	10111				
	01001				
ashr	11100	10110		0	2
Q _n Q _{n+1} = 00 ashr	11110	01011		0	1
	01001				
Q _n Q _{n+1} = 10 sub BR	00111				
ashr	00011	10101	1	0	0



INTEGER DIVISION

- * An n-bit positive divisor is loaded into register BR and an n-bit positive dividend is loaded into register AR at start of the operation
- * After the division is complete, the n-bit quotient is in register AR and the remainder is in register AC.

- * The required subtraction are facilitated by using 2's - complement arithmetic.
- * The extra bit position at the left end of both AC and BR accommodates the sign bit during subtractions.

Restoring Division Algm (Do the following n-times)

1. Left shift AC and BR one binary position
2. $AC \leftarrow AC - BR$
3. if the sign of A is 1, set q_0 to 0 and $AC \leftarrow AC + BR$ (restore AC)
 else set q_0 to 1

Nonrestoring Division Algm (Do the following step 1, 2 n-times)

1. if the sign of AC is 0 then shift AC and BR left and $AC \leftarrow AC - BR$
 else shift AC and BR left and $AC \leftarrow AC + BR$
2. Now, if the sign of AC is 0 then set $q_0 \leftarrow 1$
 else set $q_0 \leftarrow 0$
3. if sign of A is 1 then $AC \leftarrow AC + BR$

Restoring Example

$$1000 \div 11$$

$$BR \leftarrow 00011$$

$$\overline{BR} + 1 \leftarrow 11101$$

$$QR \leftarrow 1000$$

$$AC \leftarrow 00000$$

Step	Operation	AC	QR	cycle
0	initially	00000	1000	
	[Shift left]	00001	000□	1
	sub	11101		
1	Add (Restore)	① 1110		
	Set q ₀	00001	000□	
	[Shift left]	00010	000□	
	sub	11101		2
2	Add (Restore)	① 1111		
	Set q ₀	00010	00□□	
	Shift	00100	0□□□	
	sub	11101		
3	Set q ₀	00001	0□□□	
4	Shift	00010	□□□□	
	sub	11101		
5	Add	11111		
	Set q ₀	00010	00□□	

Remainder

Quotient

if ^{Sign bit} 0 \leftrightarrow Shift \rightarrow Subtract
 if 1 \rightarrow Shift \rightarrow Add
 check sign bit of A: 0 set $q_0 \rightarrow 1$ else $q_0 \rightarrow 0$
A non-restoring example

Sign bit/Ac	operation	AC	QR	cycle
0	initially	000000	1000	
0	Shift left	000001	000□	1
1	Set q_0	11101	000□	
1	Shift left	11100	00□□	2
1	Add	00011	00□□	
0	Set q_0	11110	0□□□	3
1	Shift	11100	0□□□	
1	Add	00011	0□□□	4
0	Set q_0	00010	□□□□	
0	Shift left	11101	□□□□	
1	Sub	11101	□□□□	
1	Set q_0	11111		
1	Sub Add	00010	0010	
		Remainder	Quotient	